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Abstract ²Hybrid multilevel converters are contemplated in 
an attempt to optimize the performance of voltage source 
converters in terms of magnitude of semiconductor losses and 
converter footprint, and to achieve additional features such as 
dc short circuit proof, which is essential for a high integrity 
multi-terminal HVDC grid. Therefore, this paper considers an 
emerging hybrid cascaded converter that offers the dc side 
short circuit proof feature at reduced loss and footprint 
compared to the existing multilevel and other hybrid 
converters.  Its operating principle, modulation and capacitor 
voltage balancing strategies are described in detail. 
Furthermore, hybrid converter scalability to high voltage 
applications is investigated. The validity of the modulation and 
capacitor voltage strategy presented are confirmed using 
simulation and experimentation.  The hybrid cascaded 
converter is extendable to a large number of cells, making it 
applicable to high voltage applications, and operation is 
independent of modulation index and power factor. On these 
ground, the converter is expected to be applicable for both real 
and reactive power applications.  
 
Key words² DC fault reverse blocking capability; half and 
full-bridge modular multilevel converters; hybrid multilevel 
converters; and voltage source converter based high-voltage 
direct current transmission systems. 
I. INTRODUCTION 
he recent increased in use of voltage source 
converters in medium and high voltage applications 
has motivated academics and industrial researchers to 
develop alternative converter topologies that address some of 
the limitations of the modular converter regarding level of 
semiconductor losses and footprint[1-17].   
Currently the modular multilevel converter (MMC) is 
widely adopted by many HVDC manufacturers for high dc 
and flexible ac transmission system applications[7, 18-28]. 
However, the flow of three current components in the 
FRQYHUWHUDUPVWKDWDUHDVVRFLDWHGZLWKWKHFRQYHUWHU¶VDFDQG
dc power exchanges, plus the circulating currents between 
converter arms, represent a major concern as these increase 
semiconductor losses significantly [11, 16, 19-22, 25, 29-38]. 
Furthermore, the large number of sizeable cell capacitors in 
the modular converter arms is seen as a major barrier, 
hampering its adoption in offshore applications where 
platform costs represents a significant portion of the overall 
capital cost. These concerns are exacerbated by vulnerability 
to dc side faults, as the half-bridge modular converters are 
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unable to block an ac grid contribution so as to suppress dc 
link faults [10, 39, 40]. A full bridge modular topology can 
suppress this dc fault vulnerability, but with significant 
increase in conversion losses as the number of semiconductor 
devices in the active conduction path is twice that of the half-
bridge modular converter. Many transmission system 
operators see the later solution as no go area as it is perceived 
to increase the operational losses over the lifetime of the 
transmission systems. These difficulties have initiated 
research into new generation of voltage source converters 
known as hybrid multilevel converters or mixed topologies 
voltage source converters. These new converter generations 
can potentially optimize the performance for a given 
application. For example, the hybrid converter with ac side 
H-bridge cells presented in [41-43] offers a small footprint as 
it requires a quarter the number of cell capacitors as the 
modular converter, plus offers dc short circuit protection. 
Another hybrid converter version that can optimize both 
conversion losses and footprint is presented in [42, 44, 45], 
where this converter also offers dc fault reversed blocking 
capability feature (dc link short circuit proof). A new hybrid 
converter that uses H-bridge cells is presented in [46], but no 
details are presented on its operational principle or capability 
at the device or system level.  
This paper describes the operational principle, 
modulation and capacitor voltage balancing of the hybrid 
converter presented in [46], which is called throughout this 
paper as hybrid cascaded converter with dc side H-bridge 
cell. Additionally, this paper presented simulation and 
experimental results in sections I and 0 to substantiate the 
theoretical discussion presented II. The scalability of the 
hybrid cascaded converter to medium and high applications 
is investigated in section IV. The discussions presented in 
sections II, III, and IV show that the hybrid multilevel 
converter being investigated in this paper is promising in 
wide range of applications as well as its scalability to a large 
number of cells, with minor modifications needed to the 
control and modulation of the established modular converter.  
II. HYBRID MULTILEVEL OPERATING 
PRINCIPLE 
Fig. 1(a) shows a single-phase hybrid cascaded converter 
with two dc side H-bridge cells. When the capacitor voltage 
across each dc side H-bridge cell is regulated at ½Vdc, five 
output voltage va, levels (Vdc, ½Vdc, 0, -½Vdc, -Vdc) can be 
generated between terminals a1 and a2. The switch states that 
generate these five voltage levels are summarised in Table 1. 
The switch states of the H-bridge cells that can be utilised to 
generate voltage levels Vdc and ½Vdc are the same as those 
for generation of voltage levels -Vdc and -½Vdc. The converter 
output voltage is synthesized according to: 
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where Vdc is dc link voltage, N is the number of dc side H-
bridge cells, Vcj is the cell capacitor voltage of the j
th cell, and 
S1 and S3 represent the switch states of the two upper 
switches of the main bridge connected to the load, see Fig. 1. 
Since the main H-bridge uses switches S1 and S4 to 
synthesize positive half cycle of the output voltage va, and S2 
and S3 to generate the negative half; S1 and S4 are the 
complementary pair of S2 and S3. Also, in the series 
connected H-bridge cells, the switching devices of the same 
leg, such, as (Sj1 and Sj2) and (Sj3 and Sj4) are complementary 
pairs.   
To generate sinusoidal fundamental output voltage and 
current waveforms from the hybrid converter with a reduced 
number of cells as in Fig. 1, high frequency carrier based 
pulse width modulation (PWM) or selective harmonic 
elimination with a large number of notches must be used: so 
sinusoidal pulse width modulation (SPWM) is adopted.  To 
generate the fundamental sinusoidal output voltage, the 
voltage across dc side cascaded H-bridge cells is modulated 
according to: 
* ( ) 1 sinHBV t m tZ                                           (2) 
where m and Ȧ represent modulation index and 
fundamental frequency in rad/s. In this manner, the voltage 
across dc side cascaded bridge cells which represents the 
term 
1
N
cj
j
V
 
¦ in equation (1), can be expressed by: 
 ( ) 1 sinHB dcV t V m tZª º ¬ ¼                                    (3) 
This means the dc voltage applied across the dc input of the 
main H-bridge cell is: 
 ( ) 1 sin sinm dc dc dcV t V V m t mV tZ Zª º    ¬ ¼            (4) 
The dc voltage across the dc input of the main bridge is a 
rectified form of the desired output voltage. Thus the main 
bridge needs to operate only at the fundamental frequency, 
following the modulating signal *( ) sinav t m tZ in order to 
synthesize both positive and negative halves of the output 
voltage va(t). On this basis converter, the output voltage can 
be expressed as: 
* *( ) ( ) sign( ) sin sign( ) sina m a dc a dcv t V t v V m t v mV tZ Z u  u      (5) 
In order words, the main bridge operates every negative 
half cycle to flip the input dc rectified voltage to produce the 
negative half of the output voltage.  A phase disposition (PD) 
carrier arrangement is adopted because it minimizes the 
number of switching transitions per carrier period, compared 
to the phase shifted (PS) carriers for the same carrier 
frequency and produces centred aligned pulses (improved 
harmonic performance at reduced switching frequency per 
device). A two-cell version of the hybrid cascaded converter 
requires two PD carriers arranged in a contiguous band 
between 1 and 0 as shown in Fig. 1(b). The DC side 
cascaded H-bridge cells generate voltage level VHB(t)=Vdc 
when the modulating signal * ( )HBV t  is greater than the upper 
carrier, and voltage level VHB(t)=0 when its less than lower 
carrier. Otherwise, the cells generate voltage level 
VHB(t)=½Vdc.   
Capacitor voltage balancing is achieved by rotating the 
cell capacitor every sampling period depending on the 
polarity of the limb current Id, and voltage magnitude of each 
individual cell. For this two-cell version of the hybrid 
cascaded converter in Fig. 1(a), assume current direction 
shown is the positive, the cell capacitor with a minimum 
voltage is selected to charge when Id>0, while that with a 
maximum voltage is selected to discharge, and the opposite 
is true when Id<0. But the exact number of cell capacitors to 
be selected in each sampling period is determined by the 
voltage level to be synthesized, according to modulation 
function of the H-bridge cells * ( )HBV t . 
Table 1summarises the number of cell capacitors to be 
selected at each voltage level, and the charging and 
discharging behaviour of each individual cell for a given 
limb current Id polarity.  A voltage band of 10% of ½Vdc is 
imposed on the cell capacitor voltages to prevent extreme 
discharge or overcharge at voltage levels ±Vdc. Within these 
voltage extremes, switch state (i) is used to bypasses all the 
cell capacitors is used (the capacitor voltages of both cells 
are within the band), otherwise switch states (ii) or (iii) that 
exploit bipolar capability of the H-bridge cell are used to 
prevent voltage deviation outside the pre-defined voltage-
band ±Vdc.  
Fig. 1(c) shows the three-phase version of the generic 
hybrid cascaded multilevel converter with N dc side cascaded 
H-bridge cells per limb. When the number of H-bridge cells 
is sufficiently high, high frequency pulse width modulation 
can be replaced by amplitude (staircase) modulation as 
shown in Fig. 1(c). The three-phase version of the hybrid 
cascaded converter in Fig. 1(c) requires a three-phase line 
frequency transformer with isolated windings at the 
converter side. Additionally, the dc side cascaded H-bridge 
cells of each limb must be able to block the full dc link 
voltage in order to be able to generate the fundamental output 
voltage of va=mVdcsinȦW. This means that the hybrid 
converter can generate the same fundamental output voltage 
as the MMC (va=½mVdcsinȦW), but with half the dc link 
voltage of the MMC, where the switching devices and cell 
capacitors in both converters have the same voltage stresses 
and equivalent current stresses. Furthermore, it generates the 
same voltage levels per phase as the MMC but with half the 
number of cells. Moreover, the hybrid cascaded converter is 
inherently dc short-circuit proof, where this feature is 
activated by inhibiting the gating signals to the converter 
switches, as the H-bridge cell capacitors will oppose any 
current flow; thus there is no current in converter switches 
and no power exchange between the converter ac and dc 
sides.  However, the issues related to short circuit proof 
feature is out of scope of this paper. With a lossless power 
conversion assumption in both the dc side cascaded H-bridge 
cells and main bridge power stages, the power balanced 
equation assumes the ac side active power equals the dc 
power, so: 
1 1
2 2
cos cosdc d m p d mV I I V I mIM M                                     (6) 
where the modulation index of the H-bridge converter is 
defined as p
dc
V
m
V
  (not 1
2
p
dc
V
m
V
  as for half-bridge 
based topologies), dI  represents the mean dc current, Im is 
WKHSHDNRIWKHIXQGDPHQWDORXWSXWFXUUHQWµia¶ and Vp is the 
peak phase load voltage.  
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 Table 1: Summary of switch states of the hybrid converter with two dc side H-bridge cells and their influence on the cell capacitor state of charge 
 ĹĻDQGĺLQGLFDWHFKDUJLQJGLVFKDUJLQJDQGXQFKDQJHGUHVSHFWLYHO\  
Voltage levels Main bridge switch states H-bridge cells switch states Id>0 Id<0 
Vdc S1=1 and S3=0 
i. S11=S13=1 and S21=S23=1 C1ĺDQG&2ĺ C1ĺDQG&2ĺ 
ii. S11=1, S13=0 and S21=0, S23=1 C1Ļ and C2Ĺ C1ĹDQG&2Ļ 
iii. S11=0, S13=1 and S21=1, S23=0 C1ĹDQG&2Ļ C1ĻDQG&2Ĺ 
½Vdc S1=1 and S3=0 
iv. S11=0, S13=1 and S21=S23=1 C1ĹDQG&2ĺ C1ĻDQG&2ĺ 
v. S11=S13=1 and S21=0, S23=1 C1ĺDQG&2Ĺ C1ĺDQG&2Ļ 
0 
S1=1 and S3=0 or 
S1=0 and S3=1 
vi. S11=0, S13=1 and S21=0, S23=1 C1ĹDQG&2Ĺ C1ĻDQG&2Ļ 
-½Vdc S1=0 and S3=1 
vii. S11=0, S13=1 and S21=S23=1 C1ĹDQG&2ĺ C1ĻDQG&2ĺ 
viii. S11=S13=1 and S21=0, S23=1 C1ĺDQG&2Ĺ C1ĺDQG&2Ļ 
-Vdc S1=0 and S3=1 
ix. S11=S13=1 and S21=S23=1 C1ĺDQG&2ĺ C1ĺDQG&2ĺ 
x. S11=1, S13=0 and S21=0, S23=1 C1ĻDQG&2Ĺ C1ĹDQG&2Ļ 
xi. S11=0, S13=1 and S21=1, S23=0 C1ĹDQG&2Ļ C1ĻDQG&2Ĺ 
 
 
In the time interval, 0 tZ Sd d , the instantaneous dc current 
in the converter limb can be approximated by: 
 ( ) ( ) sin( )d a mI t i t I tZ M                                            (7) 
The instantaneous power flow through the dc side cascaded 
H-bridges is: 
1 1
2 2
( ) ( ) ( )
(1 sin ) sin( )
cos sin( ) cos(2 )
HB HB d
dc m
m dc dc m dc m
p t v t I t
V m t I t
mI V mV I t mV I t
Z Z M
M Z M Z M
 u
  u 
     
  (8) 
In equation (8), the(8) first term indicates that the dc 
power balances the ac power flow as in the MMC. Therefore, 
the capacitor voltage balancing must exploit the bipolar 
capabilities of the H-bridge cells in order to force the average 
power that the dc side cascaded H-bridge cells exchange with 
the ac side, to zero. This is necessary to maintain voltage 
balancing of the H-bridge cell capacitors. Assuming that the 
capacitors of the two-cell version of the hybrid converter in 
Fig. 1(a) are uniformly utilized over one or multiple half 
fundamental periods, the continuous equivalent current 
through each cell capacitor can be approximated using the 
concept of local average over one sampling period: 
1
2
1 1 1
4 2 4
1 1 1
2 2 4
( ) (1 sin ) ( )
cos sin( ) cos(2 )
sin( ) cos(2 )
c d
m m m
d m m
I t m t I t
mI I t mI t
I I t mI t
Z
M Z M Z M
Z M Z M
  u
     
     
               (9) 
This approximation of the cell capacitor instantaneous 
continuous current in (9) confirms the previous interpretation 
of the equation (8), and confirms that the H-bridge cells of 
this hybrid cascaded cannot be replaced by the half-bridge 
cells as in the MMC case. 
 
 
(a) Illustrative two-cell version of the hybrid cascaded converter with dc side H-bridge cells  
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 (b) Phase dispossition carriers and H-bridge cells modulation signal 
(c) Generic version of the hybrid cascaded converter with dc side H-bridge cells 
Fig. 1:  Hybrid cascaded multilevel converter with dc side H-bridge cells 
III. SIMULATIONS 
This section presents simulation results when a single-phase 
hybrid converter with two H-bridge cells per limb is operated 
from a 120V supply. The simulation parameters are: 
Vdc=120V, cell capacitance C=2.2mF, and the converter is 
controlled using SPWM with a 2kH carrier frequency.  
Fig. 2 shows simulation results when the converter operates 
with a modulation index m=1, and supplies a passive load of 
10: resistance and 10mH inductance, which is equivalent to 
0.95 power factor lagging at 50Hz. Fig. 2 (a) and (c) show 
that the two-cell version of the hybrid cascaded converter 
generates a phase voltage with five voltage levels, with 
relatively low total harmonic distortion (THD) and low dv/dt 
voltage stresses on ac side equipment. The output voltage 
spectrum in Fig. 2 (c) shows the harmonics distribution is 
similar to a typical multilevel converter such as the MMC 
when controlled with SPWM. Fig. 2 (b) shows hybrid 
converter produces good quality sinusoidal output current. 
Fig. 2 (d) and (e) display voltage waveforms across the dc 
side cascaded H-bridge cells and at the dc input of the main 
bridge when PWM is used. They are complementary as 
explained section II , with their sum equal to the full dc link 
voltage. Fig. 2(f) shows that the hybrid cascaded converter is 
able to operate in applications with predominantly real power 
exchange (high power factors), with the voltage balancing of 
the H-bridge cell capacitors maintained tightly around ½Vdc. 
Fig. 2 (g) displays the input dc link current of the hybrid 
converter, where the theoretical Id is expected to be an image 
of the output current ia, as assumed in equation (7);(7) 
however, the actual input dc link current Id exhibits some 
switching. The switching action observed in Id is due to 
fluctuation of the cell capacitor voltages around  ½Vdc, 
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occurring when the hybrid converter synthesizes a µ¶
voltage level using switch combination (vi) Vdc-Vc1-Vc2 
inTable 1, and the commutation instances of the main bridge 
at zero voltage but not necessarily zero current. Positive 
current pulses are created when Vdc-Vc1-Vc2>0 and negative 
current pulse when Vdc-Vc1-Vc2<0. The current pulse 
magnitudes are limited by the load impedance, provided the 
main-bridge two upper or lower switches are not 
simultaneously on during the µ¶YROWDJHDWLWVLQSXWVm(t)=0. 
This phenomena of Id tending to be a switched current 
disappears when a large number of cells are used with 
staircase modulation, DV WKH µ¶YROWDJH OHYHOFDQEH WUHDWHG
as an instant, not an extended period as in the case of the 
illustrative two-cell hybrid converter being considered here.
 
 
(a) 2XWSXWSKDVHYROWDJHµva¶ 
 
(b) 2XWSXWSKDVHFXUUHQWµia¶ 
 
(c) spectrum of the normalized phase voltage to peak fundamental 
voltage  
 
(d) Voltage waveforms across H-EULGJHFDVFDGHGFHOOVµVHBW¶ 
 
(e) 9ROWDJHZDYHIRUPVDFURVVGFLQSXWRIWKHPDLQEULGJHµVm¶ 
 
 
(f) Voltage across H-bridge cell capacitors 
 
(g) Input dc link current (Id) 
Fig. 2:  Waveforms obtained when hybrid cascaded inverter operates with unity modulation index and 0.95 power factor.  
(Vdc=120V, C=2.2mF and a 2kHz switching frequency) 
 
To illustrate the suitability of the hybrid cascaded for 
applications that require the converter terminal voltage to be 
varied, such as in HVDC applications, the modulation index 
is reduced to 0.4, and the load is reduced to 40% to maintain 
the load current near constant.  The waveforms in Fig. 3 
show that the hybrid converter is able to operate at reduced 
modulation, while exchanging power with the ac at near 
unity power factor. Additionally, at a low modulation index 
such as 0.4, the hybrid cascaded converter continues to 
present relatively high quality voltage and current waveforms 
to the load, with its H-bridge cell capacitor voltages 
maintained balanced, Fig. 3(a), (b) and (c).  
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(a) 3KDVHYROWDJHµva¶ 
 
(b) 2XWSXWSKDVHFXUUHQWµia¶ 
 
(c) Voltage across H-bridge cells  
Fig. 3:  Waveforms illustrate hybrid cascaded converter operation at reduced modulation indices while delivering real power.  
(Vdc=120V, C=2.2mF, 2kHz switching frequency, and a load 4: and 4mH) 
 
To demonstrate the hybrid cascaded multilevel converters 
reactive power capability, the load power factor is reduced to 
0.37 lagging (R=4: and L=31.8mH) when the modulation 
index is m=0.9. The system is able to operate successfully 
with voltage stresses across switching devices controlled 
since voltage balancing of the H-bridge cell capacitors is 
maintained.  However, at low power factor where phase 
angle between the phase current and voltage approaches ½S, 
the cell capacitor energy storage requirements increase to 
those of the MMC. This means larger cell capacitance is 
needed in reactive power applications. 
Additional case is presented in Fig. 5 that illustrates 
operation of the hybrid converter at zero power lagging and 
unity modulation index (typical operation of static 
synchronous series and shunt compensators, SSSC and 
STATCOM). The output phase voltage and current, capacitor 
voltages and main bridge dc input current show output 
waveform quality and cell capacitor voltage balancing are 
maintained as in the previous cases. However, the input dc 
current to the main bridge Id exhibits less switching despite 
large cell capacitor voltage ripple as previously mentioned. 
 
(a) Output phase voltage 'va' 
 
(b) Output phase current 'ia' 
 
(c) Voltage across H-bridge cell capacitors 
Fig. 4:  Waveforms illustrative operation of the hybrid cascaded converter at low power factor . 
(Vdc=120V, C=2.2mF, 2kHz switching frequency, and load 4: and 31.8mH) 
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(a) 2XWSXWSKDVHYROWDJHµva¶ 
 
(b) 2XWSXWSKDVHFXUUHQWµia¶ 
 
(c) Voltage across H-bridge cell capacitors 
 
(d) 0DLQEULGJHGFLQSXWFXUUHQWµId¶ 
 
Fig. 5: Waveforms illustrative operation of the hybrid cascaded converter at zero power factor lagging and unity modulation index. 
(Vdc=120V, C=2.2mF, 2kHz switching frequency, and load 0.05: and 39.8mH) 
 
IV. EXPERIMENTAL VALIDATION  
This section presents experimental results for the prototype 
two-cell hybrid cascaded converter being considered in this 
paper. Modulation and capacitor voltage balancing is 
implemented in a 32-bit microcontroller Cypress CY8CKIT-
050 PSoC® 5LP. A 2kHz switching frequency and 2.2mF H-
bridge cell capacitance are used. Fig. 7(a) illustrates the 
PSoC microcontroller implementation of the hybrid cascaded 
converter modulation and capacitor voltage balancing. Fig. 
7(b) presents block diagram that illustrates generic 
implementation of the hybrid converter modulation and 
capacitor voltage balancing. Fig. 8 shows experimental 
results obtained when the prototype hybrid converter 
operates at unity modulation index, and supplies a passive 
load of 13: resistance and 5mH, which is equivalent to a 
0.99 power factor lagging. Fig. 8(a), (b), and (c) show the 
output voltage and its spectrum, and output current 
waveform The two-cell version of the hybrid cascaded 
converter with dc side H-bridge cells produces high quality 
output voltage and current waveforms, with low dv/dt. Fig. 
8(d) shows the two H-bridge cell capacitor voltages remain 
balanced and settled around ½Vdc when the converter 
operates at unity modulation index and a power factor 
approaching unity (applications with predominantly real 
power exchange). Fig. 8(e) shows a sample of the voltage 
waveform across dc side cascaded H-bridge (upper plot), and 
voltage across the dc input of the main bridge that is 
connected to the load (lower plot). The two voltage 
waveforms are complementary as described in theoretical 
discussion and obtained in the simulations in sections II and 
I. 
Fig. 9 demonstrates that the hybrid converter is able to 
operate in applications with dominantly reactive power 
exchange The experimental waveforms are obtained when 
the hybrid cascaded converter is connected to the passive 
load of 4: and 35mH, which corresponds to a 0.34 load 
power factor lagging. The converter is able to operate 
satisfactory, and produces high quality output voltage and 
current waveforms, with balanced H-bridge cell capacitor 
voltages.  
Fig. 10 presents experimental results when the converter 
is operated at a low modulation index (m=0.6) to 
demonstrate its ability to operate in variable voltage 
applications that require modulation index to be varied over a 
wide range. The converter is connected to 22: and 10mH 
load, which corresponds to a 0.99 power factor, lagging. The 
hybrid cascaded converter operates successfully, with 
balanced H-bridge cell capacitor voltages, and relatively 
good quality output voltage and current waveforms, as seen 
in Fig. 10(a), (b) and (c).  
 
Based on the simulation and experimental results 
presented in sections I and 0 it can be concluded that the 
hybrid cascaded converter with dc side cascaded H-bridge 
cells can operate over the entire power factor and modulation 
index linear range, without cell capacitor voltage balancing 
problems. This means it can be employed for both real and 
reactive power applications such as motor drives, dc 
transmission systems, and as a static synchronous 
compensator.  
 
 
Fig. 6: Prototype of single-phase hybrid cascaded converter with two H-
bridge cells per limb 
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 (a) 
 
 
(b) 
Fig. 7: (a) Diagram showing implementation of the modulation and capacitor voltage balancing in PSoC 5.0., and (b) generic implementation of the hybrid 
converter modulation and capacitor voltage balancing (nv is the voltage level to be synthesis, and n1 and n2 are two vectors used to identify the cell capacitors 
to be bypassed from that to be inserted in the power path to synthesize the desired voltage levels)
 
 
(a) 2XWSXWSKDVHYROWDJHµva¶ (x-axis:5ms/Div, y-axis:40V/Div) 
 
(b) Spectrum of the output voltage  
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(c) Output phase current (x-axis:5ms/Div, y-axis:5A/Div) 
 
(d) Voltage across H-bridge cell capacitors (x-axis:2.5ms/Div, y-
axis:20V/Div) 
 
(e) Upper and lower plots represent voltage waveforms across dc side cascaded H-bridge cells, and at the dc input of the main H-bridge 
connected to the load (x-axis:2.5ms/Div, y-axis:40V/Div) 
Fig. 8:  Waveforms when prototype of two-cell version of hybrid converter operates with unity modulation index and power factor approaching unit (0.992 
lagging) (Vdc=120V, load resistance=13: and inductance=5mH, and a 2kHz switching frequency) 
 
(a) Converter output voltage and current waveforms (x-
axis:5ms/Div, y-axis:40V/Div for voltage and 5A/Div for 
current) 
 
(b) Voltages across the H-bridge cell capacitors (x-axis:5ms/Div, y-
axis:40V/Div) 
Fig. 9:  Waveforms illustrate operation of hybrid converter in a predominantly reactive power application.  
(modulation index m=1 and 0.34 power factor lagging, equivalent to a 4: resistance and 35mH inductance load) 
 
(a) Output voltage (x-axis:5ms/Div, y-axis:40V/Div) 
 
(b) Output current (x-axis:5ms/Div, y-axis:2A/Div) 
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 (c) Voltages across the H-bridge cell capacitors (x-axis:5ms/Div, y-axis:40V/Div) 
Fig. 10:  Waveforms illustrate operation of hybrid converter at reduced modulation index. 
(m=0.6 and 0.99 power factor lagging, a load of 22: resistance and 10mH inductance) 
 
V. SCALABILITY OF THE HYBRID 
CASCADED MULTILEVEL CONVERTER  
The previous sections have confirmed the applicability of the 
hybrid cascaded converter in a wide range of applications. 
This section demonstrates its scalability to high-voltage 
applications where a large number of H-bridge cells per limb 
is necessary to permit the use of 3.3/4.5/6.5kV low-voltage 
rated switching devices. This demonstration uses a three-
phase hybrid cascaded converter rated at 20MVA with a 
20kV dc link, supplying a passive load of 20: resistance and 
15: inductive reactance, through a 50Hz 13.8kV/24kV 
interfacing transformer, at 0.9 modulation index. The low-
voltage (13.8kV) represents the phase voltage of the 
interfacing transformer winding that is connected to each 
main H-bridge stage, while the high-voltage (24kV) 
represents the line voltage across the load. The simulated 
hybrid cascaded converter has 11 cells per limb, which 
means each capacitor and switching device within the H-
bridge cells blocks 1.82kV approximately. The cell 
capacitance within each H-bridge cell is 4mF, and the 
interfacing transformer is rated at 20MVA with 20% leakage 
reactance. The hybrid cascaded converter is controlled using 
amplitude (or staircase) modulation with a sinusoidal 
reference.  
Simulation results are displayed in Fig. 11, where with a 
relatively large number of cells per limb, hybrid cascaded 
converter produces high quality three-phase output voltage 
and currents with extremely low THD and dv/dt (Fig. 11(a), 
(b) and (c)).  Additionally, the voltage across dc side 
cascaded H-bridge cells and that across the dc input of the 
main bridge connected to interfacing transformer in Fig. 
11(d) and (e) are in line with the theoretical waveforms 
depicted in Fig. 1(c) in section II. Fig. 11(f) shows that the 
voltages across converter cell capacitors remain tightly 
balanced around the desired settle point of 
1
11
20kV 1.82kVu | . These results have shown that the hybrid 
converter being investigated in this paper has potential for 
high voltage applications. 
 
(a) Sample of phase voltage converter presents to interfacing 
transformer (va1) 
 
(b) Sample of line-to-line voltage across the load 
 
(c) Three-phase output currents 
 
(d) Voltage waveform across dc side cascaded H-bridge cells 
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 (e) Voltage waveform at dc input of the main H-bridge connected to 
interfacing transformer of phase 'a' 
 
(f) Voltages across the H-bridge cell capacitors  
Fig. 11:  Waveforms demonstrating the scalability of the hybrid cascaded multilevel converter with dc side cascaded H-bridge cells, 
 to high voltage applications. 
 
Table 2 compares hybrid converter being discussed and some 
of the recently proposed multilevel converters. Based on 
Table 2 no single converter provides all the desirable features 
(DC short circuit proof at reduced semiconductor losses, 
small footprint, and applicable to long and short distance 
transmission line). The converter topologies are referenced to 
converter µ$¶ZKHUHN and Vdc are number of cells and dc 
link voltage.  
  
Table 2: high level comparison between hybrid cascaded with dc side full-bridge cells which designated as (A), µ%¶VWDQGVIRUH-bridge alternative arm 
MMC [42], µ&¶IRUhybrid cascaded with ac side cascaded full-bride cells [42], µ'¶for mixed cells MMC (50% full-bridge plus 50% half-bridge cells)[47], µ(¶
for three-level MMC cells [47], anGµ)¶IRUfive-level cross connected cells [47] 
 
 A  B C D E F 
Input dc voltage in 
(kV) 
Vdc 2Vdc 2Vdc 2Vdc 2Vdc 2Vdc 
Number of cell 
capacitors per phase  
N 2N N 4N 4N 4N 
Voltage stress per 
device 
Vdc/N Vdc/N Vdc/N Vdc/N Vdc/N Vdc/N 
Rated dc link current  Idc ½Idc ½Idc ½Idc ½Idc ½Idc 
Number switches in 
conduction path 
4N 3N 4N 6N 6N 6N 
Semiconductor losses 
per phase 
(Moderate low moderate high high high 
Applications 
Back-to-back or 
short distance HVDC 
link 
Back-to-back, short  
and long distance 
HVDC link 
Back-to-back, short  
and long distance 
HVDC link 
Back-to-back, short  
and long distance 
HVDC link 
Back-to-back, short  
and long distance 
HVDC link 
Back-to-back, short  
and long distance 
HVDC link 
 
VI. CONCLUSIONS 
This paper presented the basic operational principle, 
modulation and capacitor voltage balancing of an emerging 
hybrid cascaded multilevel converter with dc side cascaded 
H-bridge cells. Simulations and experimentation were used 
to confirm the practicality of the hybrid cascaded converter, 
including its scalability to high-voltage applications. It has 
been shown that the hybrid cascaded converter with dc side 
cascaded H-bridge cells can operate over the entire P-Q 
envelope normally required for HVDC converters, without 
capacitor voltage balancing problems, and with voltage 
stresses on the converter switches evenly distributed. The 
main H-bridge converter that is connected to the load or 
interfacing transformer operates at fundamental frequency, 
while the effective switching frequency per device within the 
dc side cascaded H-bridge cells are low (in order of 150Hz or 
lower) when a large number of cells is used. Thus, low H-
bridge switching loss is expected.  
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